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Abstract 
The effects of dielectric-annealing gas (O2, N2 and NH3) on the electrical characteristics of 
amorphous InGaZnO thin-film transistor with HfLaO gate dielectric are studied in-depth, and 
improvements in device performance by the dielectric annealing are observed for each gas. 
Among the samples, the N2-annealed sample has a high saturation carrier mobility of 35.1 
cm
2
/V∙s, the lowest subthreshold swing of 0.206 V/dec and a negligible hysteresis. On the 
contrary, the O2-annealed sample shows poorer performance (e.g. saturation carrier mobility 
of 15.7 cm
2
/V∙s, larger threshold voltage, larger subthreshold swing of 0.231 V/dec and larger 
hysteresis), which is due to the decrease of electron concentration in InGaZnO associated 
with the filling of oxygen vacancies by oxygen atoms. Furthermore, the NH3-annealed 
sample displays the lowest threshold voltage (1.95 V), which is attributed to the increased 
gate-oxide capacitance and introduced positive oxide charges. This sample also reveals a 
change in the dominant trap type due to the over-reduction of acceptor-like border and 
interface traps, as demonstrated by a hysteresis phenomenon in the opposite direction. Lastly, 
the low-frequency noise of the samples has also been studied to support the analysis based on 
their electrical characteristics. 
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Amorphous InGaZnO (a-IGZO) thin-film transistors (TFTs) have been widely 
investigated for the application in the field of display technology due to their excellent 
electrical and physical characteristics, such as higher saturation carrier mobility (µsat, 
normally higher than 10 cm
2
/V∙s) than amorphous silicon TFTs, superior uniformity of 
device performance compared with polycrystalline silicon TFTs, and better transparency to 
visible light than silicon-based devices [1], [2]. In addition, processing temperature below 
400 °C is another advantage of a-IGZO TFTs [1]. 
However, it is still necessary to reduce the operating voltage of a-IGZO TFTs in order to 
meet the requirement of low energy consumption in novel portable devices. Accordingly, 
researchers tried to adopt various high-k materials as the gate dielectric in a-IGZO TFTs so 
that both high on-current and low threshold voltage (VTH) can be guaranteed [3-5]. 
Nevertheless, the device performance of a-IGZO TFTs is also greatly affected by the film 
quality of the gate dielectric. As far as the film quality of high-k material is concerned, 
annealing at high temperature is one of the most effective methods for improving it [6]. 
However, little has been studied about the effects of annealing the high-k gate dielectric on 
the performance of a-IGZO TFTs. 
In this work, the influence of post-deposition annealing (PDA) gas for the high-k gate 
dielectric on the electrical characteristics of a-IGZO TFTs is studied. Accordingly, three 
different annealing gases (oxygen, nitrogen and ammonia) have been adopted. In addition, a 
control sample without any annealing treatment on high-k gate dielectric is fabricated for 
comparison. In all the samples, HfLaO is selected as the gate dielectric due to its superior 
properties, including high dielectric constant, good thermal stability, low trap density and less 
Fermi-level pinning [7]. 
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2. Experimental details 
Fig. 1 shows the schematic diagram of a bottom-gate a-IGZO TFT with HfLaO gate 
dielectric. In this structure, P-type (100) silicon with a resistivity of 0.01 ~ 0.02 Ω∙cm acts as 
both the substrate and gate electrode. Firstly, the conventional RCA (Radio Corporation of 
America) method was used to remove organic and ionic contaminants on the substrate. 
Secondly, deposition of a 40-nm HfLaO film was finished by means of a sputtering system 
with a radio-frequency (RF) power of 40 W and a metal target of HfLa (with 40% lanthanum). 
Moreover, the sputtering process was done in a mixed ambient of Ar plus O2 (Ar : O2 = 24 
sccm : 6 sccm). Then, three samples were transferred into a furnace at 400 °C to receive an 
annealing treatment in an ambient of O2, N2 and NH3, respectively for 10 min with a gas flow 
rate of 500 ml/min. Subsequently, the annealed samples together with a control sample 
(without annealing) received the deposition of a 60-nm IGZO active layer through RF 
sputtering from a ceramic target (Ga2O3 : In2O3 : ZnO = 1 : 1 : 1) in an Ar/O2 mixed ambient. 
Then, a lift-off process was utilized to form the source/drain electrodes, which were 
composed of 20-nm Ti and 80-nm Au deposited by means of electron-beam evaporation. 
Finally, all the samples were annealed in a forming-gas (N2 : H2 = 95 : 5) ambient at 350 °C 
for 20 min so that the contact resistance of the source/drain electrodes can be reduced. In 
addition, metal-oxide-semiconductor capacitors were prepared to monitor the gate-oxide 
capacitance per unit area (Cox). For each TFT device, the channel width (W) was 100 µm, and 
the channel length (L) was 20 µm. In addition, all the processing steps, except the annealings, 
were conducted at room temperature. 
The current-voltage (I-V) of the TFTs and the 1-MHz capacitance-voltage (C-V) 
characteristics of the capacitors were measured by a HP 4145B semiconductor parameter 
analyzer and a HP4284A precision LCR meter, respectively. Furthermore, the low-frequency 
noise (LFN) of the TFTs was monitored by a Berkeley Technology Associates FET Noise 
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Analyzer Model 9603 combined with a HP 35665A Dynamic Signal Analyzer. Besides, the 
physical thicknesses of HfLaO and IGZO were measured by a multi-wavelength ellipsometer. 
All the measurements were conducted within a light-tight, electrically-shielded and room-
temperature environment. 
3. Result and discussions 
Fig. 2 shows the transfer characteristics of the a-IGZO TFTs with different annealing 
gases (w/o annealing, O2, N2 and NH3) for the HfLaO gate dielectric at a drain-to-source 
voltage (VDS) of 5 V. Moreover, Fig. 2 (a) and Fig. 2 (b) refer to drain current (ID) versus 
gate-to-source voltage (VGS) and ID
1/2 
versus VGS, respectively. Various electrical parameters 
of the devices, including µsat, VTH, subthreshold swing (SS) and on-off current ratio (Ion/Ioff), 
are extracted from Fig. 2 and listed in Table I. Among them, µsat and VTH are calculated from 
a linear fitting to the plot of ID
1/2 
versus VGS, which is based on the I-V equation for a field-
effect transistor operating in the saturation region:  
                                                
2
D sat ox GS THI = μ C W/2L V -V                                        (1) 
Compared with the control sample, each annealed sample possesses a steeper slope of 
ID
1/2 
versus VGS in Fig. 2 (b), and accordingly a higher µsat. Also, VTH is reduced by annealing 
the HfLaO gate dielectric in any of the three gases. Due to the improvements in µsat and VTH, 
a higher on-current is observed in Fig 2 (a) for the three annealed samples, and 
correspondingly a larger Ion/Ioff is achieved as well. Considering the fact that three different 
annealing gases have been adopted, it can be concluded that the improvement in electrical 
characteristics is partly attributed to the thermal effect of the annealing, which can induce the 
densification and/or surface modification of the HfLaO film. In addition, the subthreshold 
region shown in Fig. 2 (a) becomes steeper for the O2- and N2-annealed samples, and thus a 
smaller SS is obtained. This shows an effective suppression of trapping of channel electrons 
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due to the reduction of both the acceptor-like border traps (also called near-interface oxide 
traps) in HfLaO and the acceptor-like traps at the a-IGZO/HfLaO interface, further revealing 
the improvement in the film quality of HfLaO by the annealing. 
However, among the annealed samples, the improvement in electrical characteristics is 
different. Firstly, it is observed that the O2-annealed sample presents the lowest µsat (15.7 
cm
2
/V∙s), the highest VTH (3.51 V) and the lowest Ion/Ioff (2.5×10
6
). It is believed that this 
lower device performance is ascribed to the incorporation of oxygen atoms into the HfLaO 
dielectric during the annealing in O2. With more oxygen atoms, some oxygen vacancies ( OV ) 
in HfLaO are filled. Moreover, oxygen atoms can diffuse through HfLaO into a-IGZO during 
the forming-gas annealing, thus filling up the oxygen vacancies in a-IGZO as well. It is well 
known that an oxygen vacancy tends to generate two free electrons as described by the defect 
equation of a-IGZO: 
                             2 O
1
a-IGZO O g + V + 2e
2
                                           (2) 
Accordingly, the filling of oxygen vacancies can decrease the electron concentration in 
a-IGZO, resulting in the degradation of electrical characteristics of TFTs [8]. Hence, although 
the improvement in device performance can be observed in the O2-annealed sample as a 
result of the thermal effect during the dielectric annealing, the improvement is the smallest 
among the annealed samples. On the contrary, the inert N2 ambient can effectively prevent 
the incorporation of oxygen during the annealing, thus avoiding the decrease of electron 
concentration in a-IGZO induced by the filling of oxygen vacancies. Therefore, the N2-
annealed sample has a higher electron concentration in a-IGZO than the O2-annealed one. It 
is well known that for an n-type field-effect transistor, VTH can be reduced by the increase of 
electron concentration in its semiconducting channel region. Also, an increase of electron 
concentration in a-IGZO is accompanied by a shift of the zero-gate-bias Femi level towards 
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the conduction band, resulting in the filling of a larger fraction of the acceptor-like a-
IGZO/HfLaO interface traps and/or the acceptor-like traps in a-IGZO. Moreover, it is 
believed that a greater amount of acceptor-like border traps in HfLaO can also be filled by the 
increase of electron concentration in a-IGZO. As a result, the scattering of channel electrons 
by the traps can be further reduced, and correspondingly the carrier mobility can be increased 
[9]. Accordingly, the N2-annealed sample possesses a higher µsat (35.1 cm
2
/V∙s) and a smaller 
VTH (3.29 V) than the O2-annealing one, thus a larger Ion/Ioff (5.1×10
6
). Moreover, the 
increased filling of both border and interface traps in the N2-annealed sample can also be 
revealed by its lower trap density Nt at/near a-IGZO/gate-dielectric interface than that of the 











                                           (3) 
where kB is the Boltzmann constant, q the electron charge, and T the temperature. 




, 4.8×1012 cm-2 and 3.7×1012 cm-2 for the control, O2- and 
N2-annealed samples, respectively. Hence, the reduction of border and interface traps after 
dielectric annealing can be further demonstrated, and is more effective in the N2-annealed 
sample than the O2-annealed one. The Cox of the O2-annealed sample (0.264 µF/cm
2
) is larger 
than that of the N2-annealed one (0.241 µF/cm
2
), which is due to the improved stoichiometry 
of the HfLaO gate dielectric after annealing in O2. However, both values are smaller than that 
of the control sample, which is attributed to the formation of a SiO interlayer between HfLaO 
and the substrate during the annealing step. Accordingly, the effective oxide thickness (EOT) 
of the HfLaO dielectric is 13.0 nm, 13.1 nm and 14.3 nm for the control, O2- and N2-annealed 
sample, respectively.  
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As for the NH3-annealed sample, the most noticeable property is the largest negative 
shift of VTH among the annealed samples as shown in Fig. 2, and thus the smallest VTH (1.95 
V) is obtained. There are two factors which could contribute to such a large shift. On one 
hand, the nitrogen incorporation induced by the annealing in NH3 can suppress the oxidation 
at the high-k material/substrate interface [12], and thus the growth of a low-k SiO interlayer 
between HfLaO and the silicon substrate, as supported by the highest Cox (0.275 µF/cm
2
) and 
the smallest EOT (12.6 nm) of the NH3-annealed sample among the samples. As a result of 
the Cox increase, the VTH of the NH3-annealed sample is reduced. Moreover, it is reported that 
positive charges can be introduced into oxide material by the active hydrogen dissociated 
from NH3 [13], resulting in a further reduction of VTH. In addition, it is found that the µsat of 
the NH3-annealed sample (19.3 cm
2
/V∙s) is much lower than that of the N2-annealed one, 
which should be due to the carrier scattering induced by the generated positive oxide charges. 
However, the highest Ion/Ioff (6.0 ×10
6
) among the samples can still be achieved by the NH3-
annealed sample due to the substantial reduction of VTH. 
As shown in Fig. 3, the hysteresis properties of the samples are also investigated based 
on the transfer characteristics under forward and reverse VGS sweepings successively. ΔVH, 
defined as the VTH shift in the hysteresis loop, is extracted from Fig. 3 and listed in Table I. In 
Fig. 3 (a), the control sample exhibits an obvious clockwise hysteresis (ΔVH = 1.78 V), which 
is attributed to the existence of a large amount of acceptor-like border and interface traps [14]. 
As shown in Fig. 3 (b) and Fig. 3 (c), the ΔVH values of the O2- and N2-annealed samples are 
obviously reduced. Hence, it shows that dielectric annealing in O2 or N2 can effectively 
reduce the acceptor-like border and interface traps, which is consistent with the earlier 
discussion based on the subthreshold slope. Moreover, compared to the O2-annealed sample 
(ΔVH = 0.37 V), the N2-annealed sample exhibits a negligible ΔVH (-0.03 V), which reveals 
that the hysteresis could be almost completely eliminated by annealing the HfLaO gate 
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dielectric in N2. Furthermore, the negative ΔVH value of the N2-annealed sample 
demonstrates that the dielectric annealing in N2 can only reduce the acceptor-like, not donor-
like, border and interface traps, and that the donor-like traps start to seize the dominant role 
as a result. As shown in Fig. 3(d), the NH3-annealed sample (ΔVH = -0.82 V) presents a 
hysteresis phenomenon in the opposite (counter-clockwise) direction, which clearly reveals a 
larger reduction of the acceptor-like traps and thus the dominant role of the donor-like ones. 
It is reported that nitrogen incorporation can create stronger bonds in oxide film by replacing 
the original weak oxygen-related bonds which can generate acceptor-like border and interface 
traps after being broken [15], [16]. This effect well explains the larger reduction of the 
acceptor-like border and interface traps observed in the NH3-annealed sample than the N2-





) than the N2-annealed sample, which could be attributed to the fact 
that the former has more donor-like border and interface traps.  
As for the N2- and NH3-annealed samples, their unfilled donor-like border and interface 
traps can detrap electrons and/or trap holes under a negative gate bias at the beginning of 
forward VGS sweeping. Consequently, the turn-off effect of TFT is weakened, and 
correspondingly a larger off-current at VGS = -5 V shows up, as compared to the control and 
O2-annealed samples. Moreover, this phenomenon is more obvious for the NH3-annealed 
sample due to the existence of more donor-like border and interface traps induced by the NH3 
annealing. When the magnitude of the negative gate bias decreases for further forward VGS 
sweeping, the unfilled donor-like border and interface traps in the N2- and NH3-annealed 
samples are reduced. So, the influence of donor-like traps on the turn-off effect becomes 
insignificant. Nevertheless, for the control and O2-annealed samples, their dominant traps are 
acceptor-like, and thus there is no electron detrapping and/or hole trapping at the beginning 
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of forward VGS sweeping. Therefore, the turn-off effect is not affected, as revealed by their 
smaller off-currents at VGS = -5 V. 
LFN measurement is conducted to compare the performance of the samples. As shown 
in Fig. 4, the normalized noise power spectral density (SiD/ID
2
) is measured at a fixed gate 
overdrive voltage (VGS - VTH) of 3.0 V in the linear region (VDS = 1.0 V) for each sample. 
Based on the measurement results, the Hooge’s parameter ( H ), which reflects the level of 
LFN, is extracted according to the following equation: 






                                         (4) 
where f is the frequency, q the elementary electron charge [17], and is listed in Table I (12.1, 
1.22, 0.08 and 0.16 for the control, O2-, N2- and NH3-annealed samples respectively). It is 
reported that the LFN of MOSFETs is generally ascribed to the fluctuations of both carrier 
number and mobility induced by the traps in gate dielectric and at the interface of active 
layer/gate dielectric [18]. Since the noises of the annealed samples are smaller than that of the 
control sample, the effect of reducing acceptor-like border and interface traps by dielectric 
annealing is further supported. Furthermore, the N2-annealed sample possesses smaller noise 
than the O2-annealed one, indicating more effective reduction of acceptor-like border and 
interface traps, which is consistent with the previous analysis based on other electrical 
properties such as µsat, VTH, SS and hysteresis. The NH3-annealed sample also has relatively 
lower noise because of the effective reduction of acceptor-like border and interface traps by 
annealing HfLaO in NH3. However, from the earlier analysis on the hysteresis property, a 
large amount of donor-like border and interface traps dominate the charge trapping in the 
NH3-annealed sample, leading to a degradation of its noise performance as compared to the 
N2-annealed sample.   
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Fig. 5 displays the output characteristics of the a-IGZO TFTs with different annealing 
gases for the HfLaO gate dielectric. N-type enhancement mode is clearly exhibited by each 
sample. Moreover, ID increases linearly with VDS in the region of low VDS, and current 
saturation can be observed in the region of high VDS. As a whole, the output current ID can be 
increased by the dielectric annealing. In particular, the N2- and NH3-annealed samples, due to 
more prominent improvement in µsat and VTH, present a larger output current than the O2-
annealed sample. 
4. Conclusion 
In this work, the impact of annealing gases (O2, N2 and NH3) for HfLaO gate dielectric 
on the electrical characteristics of a-IGZO TFT has been investigated. It is found that the 
dielectric annealing, partly due to its thermal effect, can effectively enhance the device 
performance by improving the film quality of HfLaO, i.e. less acceptor-like border and 
interface traps. In particular, the inert N2 ambient can avoid the decrease of electron 
concentration in a-IGZO associated with the filling of oxygen vacancies, resulting in a further 
reduction of acceptor-like border and interface traps by electron filling in the N2-annealed 
sample. Accordingly, the N2-annealed sample exhibits better performance (in µsat, VTH, Ion/Ioff, 
SS, hysteresis and output current) than the O2-annealed one. Especially, both a high µsat (35.1 
cm
2
/V∙s) and negligible hysteresis (ΔVH = -0.03 V) have been achieved by the N2-annealed 
sample, and its SS and LFN are also the smallest among the samples. Furthermore, the lowest 
VTH (1.95 V) is presented by the NH3-annealed sample due to the combined influence of Cox 
increase and generated positive oxide charges. Moreover, the dominant type of traps in the 
NH3-annealed sample is different, which is due to over-reduction of acceptor-like border and 
interface traps as revealed by a hysteresis phenomenon in the opposite direction (ΔVH = -0.82 
V). In addition, the LFN measurement well supports the analysis about the reduction of 
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Fig. 1. Schematic diagram of bottom-gate a-IGZO TFT with HfLaO gate dielectric. 
Fig. 2. Transfer characteristics of the a-IGZO TFTs with different annealing gases (w/o 
annealing, O2, N2 and NH3) for HfLaO gate dielectric at VDS = 5 V: (a) ID versus VGS; (b) 
ID
1/2 
versus VGS.   
Fig. 3. Transfer characteristics of the a-IGZO TFTs measured under the forward (VGS = -5 V 
to 10 V) and reverse (VGS = 10 V to -5 V) sweepings with different annealing gases for 
HfLaO gate dielectric: (a) W/O-annealing; (b) O2; (c) N2; (d) NH3.   
Fig. 4. The plot of SiD/ID
2
 versus frequency of the a-IGZO TFTs with different annealing 
gases (W/O-annealing, O2, N2 and NH3) for HfLaO gate dielectric measured at VDS = 1 V and 
VGS - VTH = 3 V.                         
Fig. 5. Output characteristics of the a-IGZO TFTs with different annealing gases for HfLaO 
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Fig. 5 by L. X. Qian 
Figure 5
TABLE I 
ELECTRICAL PARAMETERS EXTRACTED FROM THE CURVES IN FIG. 2, FIG. 3 AND FIG. 4 
Annealing 




VTH             
(V) 
SS           
(V/dec) 




ΔVH         
(V) Ion/Ioff                        




EOT     
(nm) H  




 0.266 13.0 12.1 




 0.264 13.1 1.22 




 0.241 14.3 0.08 




 0.275 12.6 0.16 
 
Table(s)
